Espressif Systems /ESP32-S2 /UHCI0 /INT_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_ENA

Description

Interrupt enable bits

Fields

RX_START_INT_ENA	This is the interrupt enable bit for UHCI_RX_START_INT interrupt.
TX_START_INT_ENA	This is the interrupt enable bit for UHCI_TX_START_INT interrupt.
RX_HUNG_INT_ENA	This is the interrupt enable bit for UHCI_RX_HUNG_INT interrupt.
TX_HUNG_INT_ENA	This is the interrupt enable bit for UHCI_TX_HUNG_INT interrupt.
IN_DONE_INT_ENA	This is the interrupt enable bit for UHCI_IN_DONE_INT interrupt.
IN_SUC_EOF_INT_ENA	This is the interrupt enable bit for UHCI_IN_SUC_EOF_INT interrupt.
IN_ERR_EOF_INT_ENA	This is the interrupt enable bit for UHCI_IN_ERR_EOF_INT interrupt.
OUT_DONE_INT_ENA	This is the interrupt enable bit for UHCI_OUT_DONE_INT interrupt.
OUT_EOF_INT_ENA	This is the interrupt enable bit for UHCI_OUT_EOF_INT interrupt.
IN_DSCR_ERR_INT_ENA	This is the interrupt enable bit for UHCI_IN_DSCR_ERR_INT interrupt.
OUT_DSCR_ERR_INT_ENA	This is the interrupt enable bit for UHCI_OUT_DSCR_ERR_INT interrupt.
IN_DSCR_EMPTY_INT_ENA	This is the interrupt enable bit for UHCI_IN_DSCR_EMPTY_INT interrupt.
OUTLINK_EOF_ERR_INT_ENA	This is the interrupt enable bit for UHCI_OUTLINK_EOF_ERR_INT interrupt.
OUT_TOTAL_EOF_INT_ENA	This is the interrupt enable bit for UHCI_OUT_TOTAL_EOF_INT interrupt.
SEND_S_REG_Q_INT_ENA	This is the interrupt enable bit for UHCI_SEND_S_REG_Q_INT interrupt.
SEND_A_REG_Q_INT_ENA	This is the interrupt enable bit for UHCI_SEND_A_REG_Q_INT interrupt.
DMA_INFIFO_FULL_WM_INT_ENA	This is the interrupt enable bit for UHCI_DMA_INFIFO_FULL_WM_INT interrupt.

Links

() ()